Intel September 28th, to hold "Intel digital enterprise update meeting" inside the Tokyo, the same company September 18th this year? Intel Developer Forum which goes on the 20th in San Francisco (IDF) highlight and future technical trend etc. were announced.
In the concert, whether technological innovation of some extent is achieved with of the same company match, (1) platform function, (2) I/O, (3) in 3 fields of energy efficiency to this, explanation concerning the future match of the same company in addition in these 3 fields was done.
It visited Japan for explaining, if when was applied Moore's law ' to aeronautical industry "' as for the pad gel Singer of American Intel senior vice president and digital enterprise business headquarters chief as a fable of the reformation which beginning and Intel achieve," as for the present aircraft "it was possible, to carry 1 hundred million 1,800 ten thousand passengers at 1 time, it completes the time of getting on and off at 3 milli-second, the time when it is necessary for the flight between New York and London 8 minutes, as for the fuel it probably is reduced to 2.4 liters", that, it explained.
(1) concerning platform function, we assumed that imagination conversion, management of use and development in the aspect of security are considerable. Especially, the subdivision of OS advanced with imagination conversion, the point where the environment which can construct OS for new data center is prepared was emphasized.
"As a hypothetical conversion corresponding product, the Xeon processor 7300th unit of ust was thrown to September. As for this product hypothetical metaplasia talent 2 times or more, has improved in comparison with the Xeon7100 turn stand of the dual core ", (gel Singer). In the future, it joins to the Itanium processor family, "Montvale" "Tukwila" "Poulson" "Kittson" (in each case you say that development cord/code name) and the like imagination conversion correspondence is taken.
Concerning the management and the security aspect of use, the protective functional "truss Ted technology" for the vulnerability of the hypothetical conversion machine "McCreary" of vPro which is throwing schedule on 2008 latter half (development cord/code name) and, as the technology which is provided to vPro, (TXT), hardware technology "Danbury technology" in order to assure strengthening the data encryption and so on was introduced. As for McCreary, it is one of the Penryn family where it can use the 45nm processor technology whose energy efficiency is high Eaglelake chip set of the next generation and "truss Ted platform module" (TPM) it is CPU of the next generation type where 1.2 and the like is loaded.
(2) concerning I/O, in addition to the serial transfer interface "PCIe 2.0" which becomes Xeon processor 5400th unit chip set and X38 Express chip set correspondence 2007 junior half, newly "PCIe 3.0" during 2009 is standardization and during 2010 commercializes the thing where the schedule where was introduced. As for PCIe 3.0, bandwidth reaches 2 times in comparison with PCIe 2.0, you say that dynamic control of electric power actualizes.
Next, it istechnology, concerning throwing to which offer and this technology of "QuickAssist technology" are mounted and "Tolapai" (development cord/code name) in 2008 of SOC accelerator it was announced. With Tolapai, you say that improvement of throughput (maximum of 8 times), reduction of electric power consumption (20%), reduction of the basis area (maximum of 45%) and the like actualizes (passing the generation).
In addition also new development concerning USB was introduced. "Started we the promoter group of USB 3.0. Standardization probably becomes 2008 first half ", (gel Singer). With USB 3.0, because it becomes the design where copper wiring and optical wiring are connected mutually, as for bandwidth besides the fact that it reaches 10 times that or more USB 2.0, compatibility of front version is guaranteed, you say that also improvement of energy efficiency actualizes.
Furthermore, FC which is used with respect to storage network (the fiber channel) with you call LAN, the technology which integrates below two differs was introduced also that it is the schedule which is standardized on 2008 latter half. You say during 2008 that FCoE (the FC over ethernet) also the software is done release. In regard to storage itself, Solid State Drive technology to be introduced, SATA 3.0Gbps interface of high speed and, in comparison with until recently 10? The efficiency that was shown I/O speed of 50 times, electric power consumption is reduced as many as 4.5 times or more.
(3) concerning energy efficiency, we assumed that the product which in the future is thrown keeps bearing the role. For example, that, the 45nm process technology which is adopted with the Penryn processor you say fundamental rules by the fact that it is thrown, the flow accelerates from 2007 extending through 2008. "It is possible, to increase frequency by the fact that die/di size becomes small depending upon 45nm process technology it reaches the point where electric power consumption can be reduced" (gel Singer).
The Xeon processor 5400th unit which uses 45nm process technology (Harpertown: Development cord/code name) with concerning the efficiency comparison with the Xeon processor 5300th unit which uses 65nm process technology it was introduced, on the server you say that with when the multiple task processing in 19% improvement and high performance computing in regard to use is done with when the application which requires 23% improvement and big bandwidth is moved 34% improvement was verified. "Opteron of AMD ' Barcelona ' with the predominance of Harpertown was verified even with the comparison test" (gel Singer).
In addition, 45nm process technology is used similarly, "Nehalem" (development cord/code name) concerning it was explained. As for the instruction set "SSE4.2" which is mounted on Nehalem, because in one order becomes simultaneously comparison of 256 possible, you say that 75% reduction of the number of orders and efficiency improvement of 3 times actualize. In addition, with the system architecture "QuickPath Interconnect" of Nehalem, as memory bandwidth is increased, you say that memory is reduced.
Intel_3_thumb.jpg
The product group which uses 32nm process technology
Furthermore, 32nm process technology is used as the succession product of Nehalem "WESTMERE" and "SandyBridge" were announced also that it is the schedule which release is done from 2009 extending through 2010.
In addition in the concert, in the June this year it was announced in the United States, you could do also explanation match concerning "Climate Savers computing initiative" of the protection of the environment which Intel and Google direct. "With this match, the annual discharge quantity of carbon dioxide which accompany the computer utilization of the world by 2010 is reduced 5,400 ten thousand tons" (gel Singer). You say that presently, the member enterprise 100 or more and the participant 500 or more are registered to this match. Furthermore, the Web sight of the Japanese edition of Climate Savers is open from this day.
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment